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ABSTRACT
Polymer Hermetic Sealed (PHS) Tantalum capacitors are advanced Polymer Tantalum
capacitors with moisture sealed in the capacitor via hermetically sealing the device inside a
package. Their attractive features include high volumetric efficiency, leakage current stability, and
low weight as compared to wet and solid-state polymer Ta capacitors. Moreover, recent studies
have observed certain interesting properties in PHS Ta capacitors like Breakdown Voltage (BDV)
being greater than Formation Voltage, anomalous transient currents, and Capacitance Stability
issues.
In this thesis, a technique to accurately perform the electrical characterization of thin-film
MIS polymer Ta capacitors is established in order to understand the properties observed in PHS
Ta capacitors. BDV greater than Formation Voltage is observed in these thin-film MIS capacitors
which bolsters our hypothesis that this amazing phenomenon is primarily due to the material
layers and their interactions, as opposed to being primarily due to the complex structure of
KEMET’s PHS Ta capacitors. Moreover, Capacitance Stability is observed in thin-film MIS devices.
The C(T) results are observed to be closely following the dielectric constant k(T) for almost the
entire range of temperature, i.e., -55˚C to 150˚C. This result suggests that the thin-film MIS
capacitors have capacitance dependence on temperature primarily due to the natural
dependence of its dielectric material. In addition, Poole-Frenkel leakage mechanism is observed
in some of the thin-film MIS capacitors. Thin-film MIS capacitors are established as viable,
inexpensive, and easily fabricated models of KEMET PHS Ta capacitors to improve the Capacitance
Stability and Breakdown Voltages of existing PHS Ta capacitors.
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CHAPTER ONE
INTRODUCTION
1.1 Polymer Tantalum Capacitors
Polymer Tantalum Capacitors are electrolytic capacitors with Tantalum as the anode and
polymer as the cathode. These polymers are intrinsically conducting polymers which have
conductivity ranging between that of metals and insulators. Some examples of intrinsically
conducting

polymers

include

Polythiophine,

Polypyrrole,

Polyaniline

and

Polyethylenedioxythiophene (PEDOT). The dielectric in Polymer Tantalum Capacitors is the
natural oxide of Tantalum, Tantalum Pentoxide (Ta2O5). The primary function of the dielectric in
a capacitor is to maintain a fixed distance between its anode & cathode and to increase the
effective capacitance by reducing the electric field strength. We get the same charge at a lower
voltage with the help of a dielectric with relatively high dielectric constant.
Given the structure of Polymer Tantalum Capacitors, it can be modelled as a parallel plate
capacitor, whose capacitance is given by

C=

𝜀0 𝜀𝑟 𝐴
𝑑

(1.1)

where, ε0 is the permittivity of free space, εr is the relative permittivity of the dielectric, A is the
area of the anode/cathode and d is the thickness of the dielectric. Theoretically, a capacitor blocks
dc current when a dc voltage is applied to it. But in reality, no capacitor is perfect and some dc
current always flows through the capacitor when a dc bias is applied. This current is referred to
as dc leakage (DCL) of a capacitor. This DCL of a capacitor is dependent on the anode and cathode
material, quality and type of dielectric, and dielectric thickness. Moreover, the DCL of a capacitor
typically increases with the increase in applied voltage. When the applied voltage is sufficiently
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high, it damages the dielectric and the capacitor breaks down due to excessive leakage current.
The voltage at which the leakage current is so high that it damages the dielectric is called the
Breakdown Voltage (BDV) of the capacitor. It is unsafe to operate a capacitor close to its BDV. It
is usually operated at half the BDV or below. This voltage is called the working voltage (WV) of the
capacitor. The capacitor is expected to work reliably and for a long duration of time at its working
voltage. The BDV of a capacitor is dependent on the manufacturing process and technology as
well as the intrinsic properties of the materials, while WV is empirically determined by performing
reliability and life tests on a large number of samples. These parameters are very important for
gauging the quality and practical applications of a particular capacitor. As polymer tantalum
capacitors are electrolytic capacitors, another important parameter is the maximum reverse
voltage that can be applied to the capacitor without damaging the dielectric. Even a relatively
small reverse bias can induce huge leakage current, resulting in its dielectric breakdown.
The C·V product of a capacitor is defined as the product of a capacitor’s capacitance and
its working voltage (WV). This C·V product is constant for a given area of the electrode. To increase
the WV of a capacitor, the manufacturer increases the dielectric thickness of the capacitor
according to equation 1.1 of the parallel plate capacitor. The maximum DCL is fixed by the
manufacturer in terms of current per C·V. The current per C·V is given in µA / (V · µF) which
represents the maximum leakage at constant electric field or the minimum self-discharge time of
the capacitor. The parameter µA / (V · µF) is independent of the dielectric thickness for a uniform
and perfect dielectric.
A practical polymer tantalum capacitor can be modelled as a complex impedance
consisting of series and parallel components. The equivalent circuit of a real capacitor consists of
an ideal capacitor and electrical components like resistor, inductor and capacitor in series and
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parallel as shown in Figure 1.1 [1]. In Figure 1.1, L represents the lead wire and construction
inductance. It is referred to as the Equivalent Series Inductance (ESL) of the capacitor. RS
represents the actual ohmic series resistance contributed by lead wires and capacitor electrodes
in series with the capacitance. It is referred to as the Equivalent Series Resistance (ESR) of the
capacitor. RL represents the capacitor leakage resistance of the capacitor. It determines the
capability of the dielectric to resist DCL. Its value can reach up to 50000 MΩ for tantalum
capacitors and can exceed 1000 GΩ for monolithic ceramic and film capacitors [1]. R d represents
the dielectric loss contributed by molecular polarization and dielectric absorption. Finally, Cd
represents the inherent dielectric absorption of the capacitor which refers to the concept of
incomplete discharge of the capacitor due to time-delayed dipole discharging in a dielectric. Thus,
for manufacturing a capacitor close to ideal, the value of ESR, ESL, Rd and Cd must be as low as
possible, and the value of RL must be as high as possible [1].

Figure 1.1

Equivalent circuit of a real capacitor [1]
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Polymer tantalum capacitors have certain features that make them suitable in highly
sensitive military, space and medical applications. One of the most important feature of polymer
tantalum capacitors is its high volumetric efficiency, which means they can store more charge per
unit volume. This is due to the large surface area and thin dielectric in polymer tantalum
capacitors. Moreover, the ESR of polymer tantalum capacitors is much lower as compared to
previous generation tantalum capacitors. While the ESR went down with the evolution of
tantalum capacitors from liquid electrolyte (wet) to solid electrolyte (MnO2/polymer), it was
accompanied by reduced volumetric efficiency and reduced maximum working voltage (WV). This
trend is illustrated in Figure 1.2 [2]. These lower WV and volumetric efficiency (C·V/cc) in modern
Ta capacitors are due to increase in dc leakage (DCL) at relatively low voltages in these capacitors.
In the recent past, KEMET Electronics Corporation in collaboration with Clemson University
discovered a possibility to decrease this DCL with increasing applied voltage similar to the wet
tantalum capacitors [3]. This breakthrough was achieved by using pre-polymerized poly 3,4ethylenedioxythiophene (PEDOT) cathode and making the dielectric free from macro defects like
pores, cracks and crystalline inclusions [2]. Moreover, it was recently discovered that these
capacitors had breakdown voltage (BDV) greater than their Formation Voltage. Formation Voltage
(VF) is defined as the dc voltage applied at the anode w.r.t to the electrolyte bath during dielectric
formation in electrolytic capacitors to form a dielectric of desired thickness. The phenomenon of
breakdown voltage greater than Formation Voltage is assumed to be due to dielectric extension
as observed in wet tantalum capacitors [4]. If it is due to dielectric extension, capacitance loss is
observed due to an increase in the dielectric thickness. More capacitors need to be used to
compensate for this capacitance loss due to dielectric extension. Furthermore, it was observed
that these capacitors had ohmic resistance in the 0.1-1 MΩ range even after dielectric breakdown.
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This is referred to as an open-failure mode, where the current is cut-off even after breakdown
unlike short-circuit mode where the large current destroys other components in the circuit. BDV
greater than Formation Voltage and open-failure mode are critical for applications where
capacitance loss and short-circuit current can prove to be costly. Electrical characterization of
Polymer Ta capacitors became inevitable to understand this phenomenon and to improve the
reliability and long-term stability of these capacitors.

Figure 1.2

Evolution of tantalum capacitors [2]

Today, the polymer Ta capacitors manufactured by KEMET Electronics Corporation are a
complex structure made from special flawless technology Ta anodes [5], Ta powder, thin Ta2O5
dielectric and pre-polymerized PEDOT cathode sealed with internal humidity. The characteristics
of Polymer Ta capacitors may be a reason of the special manufacturing process and the resulting

5

complex structure or it may be due to the inherent nature of the materials and the interactions
between them. As H. Kroemer [6] said, “The interface is the Device”, in order to understand the
reason behind the characteristics of Polymer Ta capacitors, thin-film samples were fabricated by
depositing and/or forming various layers of the capacitor on a flat surface (Si wafer). Thin-film
samples were fabricated at three different formation voltages to further understand the
dependence of its characteristics on the dielectric thickness. This research focuses primarily on
the electrical characterization of Polymer Ta capacitors using thin-film samples fabricated at
Clemson University.

1.2 Summary of Chapters
In Chapter 2, we discuss the evolution of tantalum capacitors, device fabrication,
electrical properties, latest advancement in polymer tantalum capacitor design – PHS tantalum
capacitors, and finally, the motivation behind fabricating thin-film representations of polymer
tantalum capacitors.
In Chapter 3, we discuss the steps involved in the fabrication of thin-film polymer
tantalum capacitors at Clemson University.
In Chapter 4, the experimental procedures for performing measurements on thin-film
samples is discussed. The equipment used for C(T) and I-t, I-V & BDV measurements is presented
and described, along with a discussion of the operation and functioning of each major instrument.
Finally, the various methods used to optimize measurement parameters is presented.
In Chapter 5, results of electrical characterization of fabricated thin-film samples are
presented. The results include C(T), I-V and BDV measurements on thin-film samples fabricated
at three different formation voltages.
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In Chapter 6, the motivation behind fabricating a single thin-film device on a substrate is
discussed, and the results of electrical characterization of the samples are presented. Conclusions
are drawn and discussed based on a comparison of results presented in Chapter 5 and Chapter 6.
Implications for further research are also presented.
In Chapter 7, a summary of the primary results of this research is presented, overall
conclusions are presented and reviewed, and the path for future research are presented based
on the results from this research.
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CHAPTER TWO
TANTALUM CAPACITORS
2.1 Evolution of Tantalum Capacitors
The motive behind developing tantalum capacitors was to address the poor electrical
quality associated with the aluminium capacitor, which used aluminium metal as the anode
material. The two main drawbacks associated with aluminium capacitors were low volumetric
efficiency and limited shelf life. The high volumetric efficiency of tantalum, high dielectric constant
of tantalum pentoxide (Ta2O5), chemical stability of Ta and its oxide, and compatibility of Ta2O5
with electrolytes having high conductivity and low freezing point, resulted in major improvements
by replacing aluminium with tantalum as the anode. This change from aluminium anodes to
tantalum anodes resulted in capacitors with improved overall electrical quality, miniaturization,
increased shelf life, and a wider range of operating temperature. The ability to construct the
anode from Ta powder with finer powder during the last fifty years, has helped in increasing the
anode surface area and thus, the capacitance of the device. The volumetric efficiency of tantalum
capacitors has increased from 1000 CV/g to more than 150,000 CV/g in the last 40 years [7,8].
This increase is measured in charge per unit weight or charge per unit volume, which is the ability
of a capacitor to achieve a larger capacitance per gram or cc (cubic centimetre) i.e. the volumetric
efficiency of the capacitor.
Tantalum capacitors are broadly classified into two types depending on the nature of the
cathode: wet or solid. When the cathode material is a conducting liquid electrolyte, it is referred
to as a wet tantalum capacitor. On the other hand, when the cathode material is a solid
conducting material, it is referred to as a solid tantalum capacitor. The first Ta capacitors were of
the wet type and were first manufactured in 1940s [2]. A sintered Ta anode and liquid electrolyte,
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such as sulphuric acid, as the cathode were used in the early wet Ta capacitors. The advantage of
using a liquid electrolyte as a cathode comes from the fact that the liquid electrolyte conforms to
the dielectric’s surface and helps reform the dielectric at a fault site during capacitor operation.
Formation of a dielectric is achieved by passing an electric current through the anode dipped in
an electrolyte. During this process, the created oxide might have defects due to impurities present
in the anode material [9]. Since the cathode material in wet Ta capacitors is an electrolyte,
reformation of the dielectric takes place at the point where the dielectric is damaged through a
process similar to that of the original dielectric layer formation. This reformation refers to the
electric field assisted formation of a dielectric at the point of defect.
However, liquid electrolytes have many disadvantages. The liquid electrolyte freezes at
temperatures below 0˚C (10˚C for sulphuric acid) and thus, prevents the capacitor from
functioning at such temperatures [10]. Moreover, a hermetic seal is required for a liquid
electrolyte to prevent evaporation or leakage. As the electrolytes in wet Ta capacitors are acidic
in nature, leaks are potentially dangerous. Despite all these challenges, wet tantalum capacitors
are widely used in applications requiring high working voltages. Wet Ta capacitors work reliably
up to approximately 150 V [2].
A solid electrolytic capacitor was developed by Bell Labs in the 1950s to solve the
problems associated with wet tantalum capacitors [11]. Solid manganese dioxide (MnO2) was
used as the cathode material in these solid electrolytic capacitors. This design modification
avoided the presence of any liquids in the system and thus, eliminated the need for a hermetic
seal. The resulting solid Ta capacitor had a reduced capacitor volume, longer shelf life, and better
high temperature characteristics than wet Ta capacitor. However, replacing the wet electrolyte
with a solid electrolyte resulted in a lower maximum working voltage of approximately 75 V as
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compared to the wet Ta capacitor, which has a maximum working voltage of approximately 150
V. Despite this limitation, it was not seen as a major problem due to the advent of low-voltage
electronics.
Another advantage of using solid MnO2 cathodes is that they also possess a property
known as self-healing, which is also observed in liquid electrolytes [11]. In liquid electrolytic
capacitors, the dielectric is reformed at damaged sites. However, in solid MnO2 Ta capacitors, if a
local hot spot is formed in the dielectric due to a defect, the defect site reduces MnO2 to its lower
oxide form of Mn2O3 which has a much lower conductivity than MnO2. Due to a resulting increase
in resistivity, the defect becomes isolated and ensures that no further leakage current flows
through that fault site. Furthermore, MnO2 capacitors also exhibit good DC bias and steady-state
reliability and work well under thermomechanical loads and at high operating temperatures [12].
However, the ESR of solid MnO2 Ta capacitors is still high and cannot meet many of the
requirements of the modern electronics industry. MnO2 is a poor conductor with a conductivity
of 0.1 S/cm [13]. Thus, it is not possible to manufacture ultra-low ESR capacitors using this
material. Low ESR is essential for low I2R losses and to avoid ripple voltage/current in capacitor
applications [14]. It is also essential for applications that require capacitors with a small RC delay.
In modern integrated and digital circuit designs which function at very high operating frequencies
on the order of GHz, and low supply voltages on the order of a few volts, these characteristics
associated with ultra-low ESR are very important [15].
A second disadvantage associated with solid MnO2 Ta capacitors is the phenomenon
known as ignition failure [9]. During the self-healing process, MnO2 reduces to Mn2O3 at fault site
releasing oxygen. When current flows through the fault site, the heat generated at the fault site
converts Ta at the anode into crystalline Ta2O5. This conversion starts at the fault site and spreads
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out across the dielectric. The Ta at the fault site begins to heat, and in the presence of an abundant
supply of oxygen released from the MnO2, it will absorb any excess oxygen, reaching an
exothermic reaction state that can cause high temperatures and even a fire, resulting in
catastrophic device failure. This is commonly referred to as ignition failure and is illustrated in
Figure 2.1 [16]. Finally, a third disadvantage associated with MnO2 Ta capacitors is the creation of
cracks in the dielectric due to the application of high temperatures in the MnO2 deposition
process. Even a small crack can cause an increase in DCL, resulting in capacitor failure [17]. Thus,
as a result of these three disadvantages, solid MnO2 Ta capacitors have various reliability issues.

Figure 2.1

Theoretical ignition failure sequence [16]
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An intrinsically conducting polymer (ICP) was proposed as the counter electrode in Ta
capacitors to replace solid MnO2 in the late 1980s. These ICPs have higher conductivity and higher
reliability as compared to solid MnO2 along with ease of synthesis [18-24]. Polymer Ta capacitors
manufactured using an ICP as the cathode do not exhibit ignition failure as they do not possess
enough oxygen to fuel the exothermic reaction [9]. Moreover, they have lower ESR and better
high frequency characteristics than solid MnO2 Ta capacitors. Finally, polymer Ta capacitors do
not involve high temperature deposition techniques as in solid MnO2 Ta capacitors, which have
been observed to cause cracks in the dielectric [17]. Therefore, polymer Ta capacitors have the
advantage of higher reliability than solid MnO2 Ta capacitors. Thus, Ta capacitors evolved from
wet to solid MnO2 to polymer Ta capacitors. This change in the cathode material resulted in Ta
capacitors becoming more reliable, stable and hence, suitable for modern electronics, especially
in the automotive, military, space and medical applications.

2.2 Fabrication of Polymer Tantalum Capacitors
The structure of a polymer Ta capacitor is similar to the structure of a solid MnO2 Ta
capacitor. While MnO2 is deposited onto the dielectric in solid MnO2 Ta capacitors, Poly(3,4ethylenedioxythiophine) (PEDOT) is deposited onto the dielectric in polymer Ta capacitors. The
fabrication of the Ta anode and tantalum pentoxide dielectric is the same as that of a solid MnO2
Ta capacitor. The Ta anode is fabricated first and then, a layer of Ta2O5 is grown on the Ta anode.
Finally, a layer of PEDOT is deposited onto the dielectric which forms the cathode of the polymer
Ta capacitor. This is the basic layered structure of polymer Ta capacitors. It is not the complete
packaged polymer Ta capacitor but these are the primary layers that form the device.
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The fabrication of KEMET polymer Ta capacitors is a complicated procedure resulting in a
complex structure. In order to achieve a high volumetric efficiency, the Ta anode is formed from
fine Ta powder to maximize the area of the anode and thus, its CV/cc (volumetric efficiency). The
Ta anode is formed by pressing Ta powder into a pellet around a Ta riser wire and then sintering
in vacuum at 1350˚C for 10 minutes. The sintering process is essential for establishing good
electrical connectivity between the wire and individual particles of Ta powder. The Ta pellet
before and after the pressing and sintering process is illustrated in Figure 2.2 [9]. As seen in the
Figure, the Ta wire serves as an external common contact to all the Ta particles in the pellet.
Moreover, deoxidizing and decarbonizing steps are performed to enhance the morphology of Ta
[25]. This is necessary for good performance.

Figure 2.2

Tantalum pellet before (left) and after (right) pressing and sintering [9]
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After forming the anode, the next step is forming a dielectric layer. The dielectric layer is
formed by an electrochemical anodization process which is also known as Formation. During
Formation, the Ta anode is dipped in an electrolytic bath at 80˚C. This electrolytic bath contains
an aqueous solution of 0.01 mol% phosphoric acid (H3PO4). A dc voltage is applied at the anode
w.r.t the electrolytic bath, and the magnitude of the voltage controls the thickness of the dielectric
to be formed. This dc voltage is defined as the formation voltage of the capacitor. This formation
of the oxide is controlled directly by the current of the dc power supply. After conducting
numerous experiments, KEMET Electronics Corporation decided that the optimal value of current
density should be 1 mA/cm2. If the oxide is grown using a higher current density, the Formation
is quicker but the oxide also tends to crystallize, which results in hot spots that cause ignition
failure. For minimum DCL, slow growth of the oxide and a resulting amorphous film are of utmost
importance. This can be achieved by keeping the current density as low as 1 mA/cm 2. When the
formation voltage is applied to the Ta anode, a dielectric layer of tantalum pentoxide begins to
form on the Ta anode. The following are the chemical equations that govern this process:

At Anode:

2 Ta → 2 Ta5+ + 10 e2 Ta5+ + 10 OH- → Ta2O5 + 5 H2O

At Cathode:

10 H2O + 10 e- → 5 H2 ↑ + 10 OH-

The Ta5+ ions are created at the anode which combine with the OH- ions created by the
aqueous H3PO4 solution and thus, result in the formation of Ta2O5 and H2. The hydrogen gas
escapes from the solution in the form of bubbles and tantalum pentoxide is deposited onto the
Ta anode. As previously mentioned, the thickness of the dielectric can be determined from the
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formation voltage. An oxide layer is formed according to the following empirical relationship: Tox
= 2 nm/V at 80˚C [26].
The above procedure works as a current limited circuit in the beginning with the current
level continuously decreasing and the voltage continuously increasing with the formation of the
oxide. When the oxide thickness of pre-determined value is formed on the anode, the voltage
stops increasing and thus, the setup becomes voltage limited. The above process takes three
hours for formation of the oxide and results in an amorphous tantalum pentoxide layer on the Ta
anode. Additional steps of annealing are also performed to enhance the quality of the dielectric.
After forming the dielectric layer, the next step is to deposit the cathode. Depending on
the method in which the cathode is deposited, there are two types of polymer Ta capacitors: in
situ and pre-polymerized. If the PEDOT is deposited by in situ oxidative polymerization of
ethylenedioxythiophine (EDOT) (CleviosTM M from H. C. Starck) with iron (III) toluenesulphonate,
the capacitor formed is referred to as an in situ type polymer Ta capacitor. On the other hand, if
the PEDOT is deposited using pre-polymerized PEDOT particles (CleviosTM M from H. C. Starck) on
the dielectric through a dip and dry process, the capacitor formed is referred to as a prepolymerized or slurry type polymer Ta capacitor. In both cases, a conductive layer of PEDOT is
formed on the dielectric which forms the cathode of the polymer Ta capacitor.
After forming the anode, dielectric, and cathode, the capacitor is functional; however, the
exposed PEDOT cathode still needs to be covered with a more robust material to establish an
external contact. First, the PEDOT layer is covered with a conductive graphite layer to enhance
the conductivity at the interface. Then, the graphite layer is covered with a silver paint to create
a low resistance connection. The intermediate graphite layer helps prevent the oxidation of silver
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to form silver oxide between the silver layer and PEDOT [16]. Figure 2.3 [16] illustrates the
structure of the polymer Ta capacitor up to this point in the fabrication process.
For packaging the capacitor in a chip-type package, this capacitor, after forming various
layers, is thermally cured and subsequently, a conductive epoxy is used to connect the silver
contact with a lead frame [9]. Similarly, to make a connection of the anode to the lead frame, the
Ta riser wire at the anode is welded to a second lead frame. As illustrated in Figure 2.4 [27], this
entire structure is housed in a plastic chip-type package. The lead frames protrude from the
opposite sides and serve as external connections to the anode and cathode of the capacitor. The
dimensions of the chip-type package polymer Ta capacitors manufactured by KEMET Electronics
Corporation are approximately 3 mm x 8 mm x 5 mm.

Figure 2.3

Structure of KEMET Polymer Ta capacitor [16]
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Figure 2.4

Chip-type package Polymer Ta capacitor [27]

2.3 Electrical Properties of Polymer Tantalum Capacitors
The most significant properties of Polymer Ta capacitors that give them a competitive
edge over other capacitors are their self-healing mechanism, low ESR, high stability, and high
reliability. The self-healing mechanism of polymer Ta capacitors is an electrical conditioning
mechanism by which any macroscopic defects that are created during the formation of dielectric
are healed. This can be explained by two theories. The first theory attributes the self-healing
mechanism to the evaporation of PEDOT at the fault site due to excessive heat generated from
the leakage current flowing through the dielectric. This is illustrated in Figure 2.5 [28]. The second
theory attributes the self-healing mechanism to the increase in resistivity of PEDOT at the fault
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site. The resistivity of PEDOT is proportional to the oxygen level contained in it. This oxygen level
increases at the fault site due to the mobility of oxygen from the dielectric to the PEDOT as a result
of the excess heat generated at fault site due to high leakage current. This high resistivity of PEDOT
at the fault site limits the flow of current through the defect [29]. The self-healing mechanism
makes polymer Ta capacitors inherently reliable.

Figure 2.5

Self-healing mechanism in polymer Ta capacitors [28]

Moreover, owing to the fact that polymer deposition in polymer Ta capacitors involves
drying only at room temperature, the possibility of creating crack like faults as in solid MnO2 Ta
capacitors is reduced [30]. Additionally, there is no ignition failure in polymer Ta capacitors as
observed in solid MnO2 Ta capacitors. PEDOT doesn’t contain enough oxygen to fuel the ignition
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failure mechanism in polymer Ta capacitors [30]. Thus, polymer Ta capacitors are the best choice
in sensitive environments where ignition failure can’t be tolerated.
Regarding ESR, polymer Ta capacitors have a lower ESR than solid MnO2 Ta capacitors.
The most significant benefit of low ESR is that they have improved capacitance roll-off with
frequency. As the RC ladder effect is small in polymer Ta capacitors due to low ESR, the
capacitance roll-off begins at a higher frequency as compared to solid MnO2 Ta capacitors. This
makes polymer Ta capacitors more suitable for high frequency applications. Capacitance roll-off
in solid MnO2 and polymer Ta capacitors is illustrated in Figure 2.6 [16].

Figure 2.6

Capacitance roll-off in solid MnO2 and polymer Ta capacitors [16]

Even though there are many benefits of polymer Ta capacitors, the biggest disadvantage
of using the polymer cathode is a reduction in the working voltage (WV) of the polymer Ta
capacitor as compared to solid MnO2 Ta capacitors. In chapter 1, we discussed how the WV and
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ESR decreased when we transitioned from wet to solid MnO2 to polymer Ta capacitors. Earlier
polymer Ta capacitors had a WV of 20 V for in situ type polymer Ta capacitors. Later, using prepolymerization, it became possible to manufacture polymer Ta capacitors with higher WVs while
maintaining low ESR [29, 31]. It was observed that the leakage current was higher in in situ than
pre-poly type polymer Ta capacitors [3]. Because of this, pre-poly polymer Ta capacitors work
more reliably at higher voltages as compared to in situ polymer Ta capacitor. Thus, the prepolymerized PEDOT deposition technique for the cathode was used to manufacture high voltage
polymer Ta capacitors.

2.4 Polymer Hermetic Seal (PHS) Tantalum Capacitors
After pre-poly type polymer Ta capacitors, the next big advancement in the technological
development and performance of these capacitors came in the form of Polymer Hermetic Sealed
(PHS) Tantalum Capacitors. Once the graphite/carbon and silver layers are applied to the PEDOT
cathode layer, the capacitors are subjected to a humidification process at a temperature of 85˚C
and 85% relative humidity. Thus, PHS capacitors are pre-poly type polymer Ta capacitors with
moisture sealed in the capacitor via hermetically sealing the device inside a package (Figure 2.7)
[32]. The hermetic seal in PHS Ta capacitors aids in maintaining the moisture inside the capacitor
for long-term use. This has improved the DCL, ESR properties of polymer Ta capacitors along with
stability [33].
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Figure 2.7

KEMET Commercial Grade PHS Ta capacitor [32]

A new variant of PHS Ta capacitors was subsequently formed using a low formation
voltage, resulting in a thinner dielectric, which utilized a finer Ta powder and a hybrid
polymerization technique involving both in situ and pre-polymerization. This variant of PHS Ta
capacitors is referred to as low voltage PHS Ta capacitors. Recently, it was discovered that these
low voltage PHS Ta capacitors had a BDV greater than the Formation Voltage. This had never been
observed before in solid Ta capacitors. The BDV of a capacitor is primarily dependent upon the
dielectric thickness of the capacitor, which in turn is a function of the formation voltage. Since the
Formation Voltage determines the dielectric thickness, in theory BDV cannot exceed the
formation voltage of the capacitor. Figure 2.8 [33] shows the BDV measurement results of a PHS
Ta capacitor with a formation voltage of 28 V. As observed in the figure, the BDV of this capacitor
is 50 V, which is much larger than its formation voltage.
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Figure 2.8

BDV Test data for PHS Ta capacitor with 28 V Formation Voltage [33]

The phenomenon of BDV greater than formation voltage is observed in wet Ta capacitors
due to the extension of the dielectric [4]. In such cases, the dielectric extension results in
capacitance loss and more capacitors are needed to compensate the loss in capacitance for a
given application. Moreover, in the low voltage PHS Ta capacitors, the resistance after breakdown
of the dielectric was typically in the range of 0.1 to 1 MΩ, which is an open-failure mode. In openfailure mode, the current through the capacitor is cut-off after breakdown unlike short-circuit
failure, where a large current potentially destroys other components in the circuit. Short-circuit
failure is undesirable and must be avoided for highly sensitive military, space or medical
applications. This combination of breakdown voltage greater than formation voltage and openfailure mode after breakdown is the driving force for in-depth research to understand the
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phenomenon, which is necessary for applications where there is a space constraint and shortcircuit failures can’t be tolerated.

2.5 Motivation for Fabricating Thin-Film MIS Polymer Ta Capacitors
Pre-polymerized PHS Ta capacitors manufactured by KEMET Electronics Corporation are
a complex structure made from special F-tech anodes [34], Ta powder, thin dielectrics and prepolymerized PEDOT cathodes hermetically sealed with internal humidity. The primary question
that needs to be addressed is whether the resulting electrical characteristics of PHS Ta capacitors
is due to the special manufacturing process and the resulting complex structure of the KEMET
manufactured capacitors, or is it due to the inherent nature of the interactions between the
organic (PEDOT) and inorganic (Ta and Ta2O5) material layers involved. If the electrical properties
of PHS Ta capacitors are as a result of the interactions between its material layers, this can be best
understood by fabricating thin-film representations of these capacitors. By fabricating thin-film
samples, the material interactions can be modelled without the need for the complex structure
of the PHS Ta capacitor. However, if the electrical properties of thin-film samples do not conform
to most of the properties of KEMET manufactured PHS Ta capacitors, it can be concluded that the
complex structure and special manufacturing process play the dominant role in the resulting
electrical properties. Thus, fabrication of thin-film samples of PHS Ta capacitors became inevitable
to understand and improve the performance of PHS Ta capacitors.
Previous work involved modelling KEMET PHS Ta capacitors as MIS devices using standard
theories of MIS devices [35] and initiating a basic test-bed for fabricating and characterizing thinfilm MIS devices [36]. This research is in continuation of the work done in the past, to better
understand the mechanisms purely involved in the three main layers (Ta/Ta2O5/PEDOT) of the
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device by fabricating thin-film representations of KEMET polymer Ta capacitors. Fabrication of
thin-film samples, experimental procedure and measurement results for electrical
characterization of those samples are discussed in the subsequent chapters.
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CHAPTER THREE
FABRICATION OF THIN-FILM MIS POLYMER TANTALUM CAPACITORS
Silicon wafers were used as the substrate to fabricate thin-film MIS polymer tantalum
capacitors. A 4-inch Si wafer was ordered from University Wafer. To form a thin layer of Ta on the
Si wafer, the samples were sent to the Institute of Electronics and Nanotechnology at Georgia
Institute of Technology, GA. Ta was deposited onto each Si wafer by sputtering, resulting in a thin
layer of Ta of 5 µm thickness. In order to facilitate oxide formation and to fabricate multiple thinfilm samples from the resulting Si/Ta wafers, each wafer was diced into rectangular pieces as
shown in Figure 3.1. Dicing the Si wafer as shown in Figure 3.1 resulted in 14 relatively large “Good
Samples” and 4 relatively small “Corner Samples” (unmarked in Figure 3.1). After dicing the wafer,
this Ta layer was covered with a polymer to protect the surface and then shipped to Clemson
University.

Figure 3.1

Drawing of a Si wafer covered with Ta and diced into rectangular samples
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The next step to fabricate the thin-film MIS polymer Ta capacitors was to deposit an oxide
layer on the Ta using the formation process similar to that discussed in chapter 2. To form an
oxide layer on Ta, one of the 14 “Good Samples” was cleaned with acetone to remove the
protective polymer from the Ta layer. Subsequently, the acetone was rinsed off using DI (deionized) water and pure nitrogen gas was used to dry the surface. The resulting sample was a Si
substrate with a relatively uniform 5 µm film of Ta on its surface.
The dielectric formation process involves dipping the sample in an electrolyte and passing
an electric current through the set-up. As the back of the sample is Si, to prevent oxidation during
dielectric formation, the back of the sample and edges were covered with nail polish and dried at
room temperature. Once the nail polish dried, the Ta surface was ready for dielectric formation.
The electrolyte was formed by mixing polyethylene glycol (PEG-300), dibasic potassium
phosphate and deionized water in a specific ratio recommended by KEMET Electronics
Corporation. The process is repeated to make enough electrolyte solution for dipping the sample
in the electrolyte bath. A cuboidal metal container was used as an electrolyte bath. In order to dip
the sample in the electrolytic bath, a metal rod was used between the ends of the bath and the
sample was attached to the rod using a metal alligator clip in such a way that it was suspended
between the ends of the rod. To protect the surface of Ta on Si from the teeth of the alligator clip,
Al foil was used as a contact between the alligator clip and Ta surface. As both electrolyte bath
and rod are metallic, the ends of the rod in contact with the bath were insulated with insulating
tape, to prevent short-circuit. Figure 3.2 shows the metal rod and electrolyte bath.
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Metal rod with
insulating tape at
ends

Thin-film sample
suspended using
alligator clip and Al foil

Electrolyte bath
Figure 3.2

Electrolyte bath and metal rod for formation on thin-film samples

To start the formation process, the positive terminal of the power supply was connected
to the anode, i.e., the Ta via a metal rod, alligator clip and Al foil. The negative terminal of the
power supply was connected to the electrolyte bath, i.e., metal container. The formation voltages
recommended by KEMET for this project were 18 V, 48.5 V and 100 V at 80˚C according to their
standard formation process. Since facilities were unavailable at Clemson University to carry out
the formation at 80˚C, the given values were converted to formation voltage values at room
temperature (RT) i.e. 25˚C using the following conversion:
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Formation Voltage at RT = Formation Voltage at 80˚C x

273.15+80
273.15+25

(3.1)

Using the above conversion factor from equation 3.1, the formation voltages
corresponding to those at 80˚C were calculated as 21.32 V, 57.44 V and 118.45 V, respectively at
RT. The power supply used for dielectric formation at Clemson University was limited to a dc
voltage no greater than 99.99 V. So the third formation voltage was taken as 99.99 V at RT, which
corresponds to 84.42 V at 80˚C. So, the 18 V and 48.5 V formation voltages were converted to
values at RT but the 100 V formation voltage was not converted at RT due to limitations of the
power supply. From here on in this thesis, the three formation voltages used for making thin-film
samples will be termed as 18 V, 48.5 V and 100 V samples to maintain consistency with KEMET
terminology; however, it should be kept in mind that the sample with the largest formation
voltage doesn’t correspond exactly to the 100 V formation voltage at 80˚C but to 84.42 V at 80˚C
according to the standard KEMET formation process.
After determining the formation voltages for the samples, the electric current of the
power supply must be calculated to form a good oxide. Recall that 1 mA/cm 2 was the optimal
current density for oxide formation as discussed in chapter 2. The area of the sample to be dipped
in the electrolyte was approximately 2 cm2, which means the current of the power supply should
be 2 mA. The power supply did not have fine tuning capability and thus, the current was set using
the current control knob to produce a current as close to 2 mA as possible by monitoring the
current using a digital multimeter. Once those calculations were made and the values were set on
the power supply, the power supply was turned on to start the formation process. Figure 3.3
shows the power supply along with the entire set-up used for dielectric formation.
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The actual formation process takes close to 3 hours on KEMET PHS Ta capacitors but since
this is a flat sample, the formation took 2-3 minutes to complete. According to the standard
formation process, the current should be constant in the beginning and there should be an
increase in the voltage until the Formation Voltage was reached. When the power supply voltage
has reached the Formation Voltage, the current should decay to zero and the oxide layer of
desired thickness should have been formed. The sample was removed from the electrolyte bath
and cleaned with DI water and dried with pure nitrogen gas. Subsequently, the nail polish on the
back of the sample was also removed with acetone. Two samples with an oxide layer are shown
in Figure 3.4. The color of the oxide is different because the Formation Voltage, and thus, the
oxide thickness, is different for both samples. Dark brown oxide corresponds to the thinnest oxide
of 18 V Formation Voltage and purple oxide corresponds to the thickest oxide of 100 V Formation
Voltage.
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connected to anode

Negative terminal connected
to electrolyte bath

Power Supply

Figure 3.3

Experimental set-up for oxide formation
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Dry nail
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Formation
at 100 V

Figure 3.4

Formation
at 18 V

Thin-film samples with oxide layers after the formation process with two

different Formation Voltages. Photos were taken before removing the nail polish

KEMET uses a heat treatment process to improve the dielectric in their polymer Ta
capacitors. To investigate the impact of this heat treatment on the electrical properties of polymer
Ta capacitors, samples with and without heat treatment were fabricated for each of the three
different formation voltages. Heat treatment involves two extra steps. The samples undergoing
heat treatment were heated at 350-400˚C for 30 minutes and then, kept in the electrolyte bath
for Reformation. The Reformation process involves covering the Si substrate again with nail polish
and allowing it to dry to avoid oxidation of Si during the second formation. After reformation, the
sample was cleaned with DI water and dried with pure nitrogen similar to the samples not
undergoing heat treatment, and nail polish was removed with acetone from the surface of Si.
Normally, for KEMET manufactured polymer Ta capacitors, there are many defects and/or nonuniformities in the dielectric layer due to its complex structure; however, for thin-film samples,
defects and/or non-uniformities may be minimum because of its simple structure. Whichever of
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the two alternatives is the case, heat treatment is meant to improve the quality of the dielectric
layer formed on Ta during formation. After removing the nail polish from the back of the sample
of both heat-treated and non-heat-treated samples, the surface of the oxide was cleaned with
nitrogen gas to remove macro impurities deposited on its surface from air. No visible difference
was seen between the heat-treated and non-heat-treated samples.
Subsequent to dielectric deposition, both heat-treated and non-heat-treated samples are
ready for cathode deposition. To deposit the cathode and produce multiple devices on each
substrate, the substrate edges were shielded with Kapton tape. Moreover, for separating the
devices from each other on the same sample, Kapton tape was used to create partitions. Kapton
tape is an electrically insulating heat resistant tape, made from polyimide film [37]. Once the
partitions were made using Kapton tape, three chemically different layers of PEDOT were
deposited and dried at room temperature to form the cathode. The PEDOT used was prepolymerized and deposited onto the dielectric layer using a dropper. Specific details regarding the
three PEDOT layers are KEMET confidential. After depositing the PEDOT layers to form the
cathode, carbon layer was deposited onto top of the cathode. Carbon was deposited onto the
PEDOT layers using the same deposition technique as PEDOT, i.e., using a dropper. Finally, silver
paint was deposited onto the carbon and Ta layers using a dropper and dried at room temperature
to form external contacts on both the anode and multiple cathodes on the sample. Copper wire
was then attached to the silver paint and dried at room temperature. After drying at room
temperature, the sample with copper wires attached to one anode and multiple cathodes, was
placed in an oven and heated at 80˚C for 15 minutes. Subsequently, this sample was placed in
another oven and heated at 150˚C for 45 minutes. The curing steps are meant to create good
silver contacts to the anode and cathode of the capacitor. The finished sample is the thin-film
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Polymer Ta MIS capacitor. Figure 3.5 shows the schematic of the thin-film device design. Figure
3.6 shows the fabricated heat-treated and non-heat-treated samples at three different formation
voltages. The upper row corresponds to the non-heat-treated samples and the lower row
corresponds to the heat-treated samples. For simplicity, the heat-treated samples at different
formation voltages will be referred as H18, H48 & H100, and the non-heat-treated samples will
be referred to as NH18, NH48 and NH100 for 18 V, 48.5 V and 100 V formation voltage,
respectively.

DC

Silver or Aluminum Contact
Carbon Layer
PEDOT

Ta2O5
Tantalum Layer

5mm

Intrinsic Silicon Substrate
Figure 3.5

Thin-film sample device design of an MIS Polymer Ta capacitor
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Non-Heat-Treated Samples

18 V

48.5 V

100 V

Heat-Treated Samples
Figure 3.6

Fabricated thin-film samples at three different formation voltages

Each of the samples shown in Figure 3.6 contains 3 devices and will be referred to as C1,
C2 and C3, with C1 being the one closest to the anode. While fabricating the samples, a
mechanical crack was observed on NH18 and NH100 samples, so these samples contain only two
working devices, namely, C1 and C2. The area of each of the individual capacitors on each sample
was measured using a microscope and an area estimating software. These measured areas were
used to calculate the approximate theoretical capacitance of each device. The dielectric thickness
can be obtained from the formation voltages at 2 nm/V as discussed in chapter 2. The dielectric
thickness for the given formation voltages of 18 V, 48.5 V and 100 V (84.42 V at 80˚C) were
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determined as 36 nm, 97 nm and 168.8 nm, respectively. The dielectric constant of tantalum
pentoxide was taken as 27 (recommended by KEMET) and the theoretical capacitance of each of
the devices was calculated using equation 1.1 for a parallel plate capacitor. Moreover, the
nominal capacitances of each of the devices were measured at 120 Hz and a 1 V ac signal using
an Agilent E4980A Precision LCR meter to verify the consistency of the calculated and measured
values. Figure 3.7 shows the NH48 sample with its three cathodes and a common anode to help
visualize the terminology of C1, C2 and C3. Table 3.1 summarizes the calculated and measured
values of capacitances for all fabricated samples. It was observed that the devices on each sample
work well and have measured values of capacitances close to their calculated values. The average
difference in values between calculated and measured capacitance was less than 10% for all
samples.

Common
Anode
C1

C2

C3

Figure 3.7

NH48 MIS capacitor sample

35

Table 3.1

Summary of calculated and measured capacitances of all Samples
Sample

Device

Calculated
Capacitance (nF)

Measured
Capacitance (nF)

NH18

C1
C2
C1
C2
C3
C1
C2
C3
C1
C2
C3
C1
C2
C1
C2
C3

457.73
400.29
286.93
335.08
216.88
99.86
108.78
114.42
197.31
122.88
118.81
55.31
82.38
73.77
67.81
58.69

405.97
343.72
289.26
341.19
231.94
96.76
83.72
105.16
197.33
120.31
120.84
53.26
74.02
75.62
71.49
59.72

H18

NH48

H48

NH100
H100

Thus, the thin-film MIS Polymer Ta capacitors at three different formation voltages were
successfully fabricated at Clemson University. Since these samples are neither humidified nor
dried, they can be considered partially humidified samples due to the presence of moisture in the
air while fabricating the samples.
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CHAPTER FOUR
EXPERIMENTAL PROCEDURES FOR THIN-FILM SAMPLE MEASUREMENTS
Capacitors can be electrically characterized by measuring capacitance as a function of
temperature C(T), current versus voltage (I-V) and Breakdown Voltage (BDV) characteristics. In
this research, C(T) and I-V measurements were performed on the fabricated thin-film polymer Ta
capacitors at Clemson University. The experimental procedures for performing those
measurements are presented in this chapter. Moreover, the operation and functioning of each
major equipment used, and various methods used for optimizing measurement parameters are
discussed.

4.1 C(T) Measurements
An Agilent E4980A Precision LCR Meter is used for performing capacitance
measurements. These measurements are performed as a function of temperature. The
temperature range for such measurements is -55˚C to 125˚C according to the industry standard.
The C(T) measurements are divided into two categories: High Temperature measurements (RT to
125˚C) and Low Temperature measurements (RT to -55˚C). The following measurement
parameters on the LCR Meter are used for C(T) measurements at KEMET for their PHS Ta
capacitors: Frequency: 120 Hz, Voltage Amplitude: 1 V AC, Mode of LCR Meter: Series Mode and
Measurement Time: Long. Instructions on how to operate the LCR Meter are presented in the
Appendix A. The experimental set-up and procedure for High and Low Temperature C(T)
measurements is explained below.
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4.1.1 Equipment and Experimental Procedure
The thin-film samples were placed in a Pyrex glass tube and sealed with a rubber stopper.
Pyrex glass tubes can withstand the wide range of temperatures we use for C(T) measurements.
Copper wires attached to the thin-film samples and a thermocouple were inserted through the
rubber stopper. The thermocouple was connected to a Digital Multimeter, and was used to
monitor the temperature inside the tube. To prevent shorting between the different copper wires
inside the tube, Kapton tape was used to insulate the part of copper wires that was inside the
tube. Figure 4.1 shows a thin-film sample inserted into the Pyrex glass tube along with the copper
wires and a thermocouple extending out through the rubber stopper.

Thermocouple
Copper Wire

Rubber Stopper

Pyrex Glass
Tube

Kapton Tape
NH48 Sample

Figure 4.1

Thin-Film packaged sample for C(T) measurements
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For High Temperature measurements, an Air Bath Oven, as shown in Figure 4.2, was used
to heat the samples above RT. It has a maximum temperature range of 220˚C and a resolution of
1˚C. The Air Bath Oven can control and maintain the temperature by regularly heating and
circulating the air inside the oven. To place the sample inside the oven, there’s a circular hole of
diameter 1 inch on this oven where the tube can be inserted. This circular hole is not visible in
Figure 4.2 but is right in front of the tip of the tube where it can be inserted for high temperature
measurements. After inserting the tube inside the oven and increasing the temperature using the
temperature controls, the temperature inside the tube was continuously monitored using the
thermocouple connected to a Digital Multimeter. When the temperature reached a certain value
on the Multimeter, the capacitance of the devices on the sample was recorded. The values of
capacitances were recorded at the following temperatures: 25˚C, 40˚C, 55˚C, 70˚C, 85˚C, 100˚C,
115˚C and 125˚C. (Note: 25˚C temperature is considered as RT)
The following procedure was used to perform the C(T) measurements: The temperature
was increased from RT to 125˚C, recording the capacitance at the temperature listed above, and
then decreased from 125˚C to RT, again recording the capacitance at those temperatures, in order
to characterize any hysteresis. This is referred to as first High Temperature measurement cycle.
At each specified temperature, the capacitance of all three devices were recorded in the sequence
C1-C2-C3 or C3-C2-C1, alternating after each recorded temperature. Approximately 10 minutes
were spent at each temperature to record the capacitance of all three devices along with other
important device parameters including Dissipation Factor (DF), Impedance Angle (θ) and
Equivalent Series Resistance (ESR) for gauging the quality of the devices. DF is a measure of loss
rate of electrical energy of a capacitor. Its value should be minimum for a quality capacitor.
Impedance Angle of an ideal capacitor must be -90˚ and for practical capacitors close to -90˚. Also,
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as previously discussed, the ESR of a capacitor must be minimum for manufacturing a capacitor
close to ideal.
Capacitance was also recorded at 150˚C. This was accomplished by heating the sample
directly to 150˚C from RT and recording its capacitance. The sample was then allowed to cool
down to RT and its capacitance was recorded. This is referred to as the second High Temperature
measurement cycle. Thus effectively, these High Temperature measurements involved two
measurement cycles.

Figure 4.2

High temperature measurement set-up with highlighted oven controls
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The Low Temperature measurement set-up is similar to that of the High Temperature
measurement. Instead of using the oven, a Dewar was used to produce low temperatures using a
mixture of dry ice and anhydrous ethanol. The surface temperature of dry ice is -78.5˚C and the
freezing point of anhydrous ethanol is -114.1˚C. When the two are mixed, we can obtain a stable
solution with temperatures as low as -78.5˚C. The tube containing the sample was slowly
immersed in the Dewar containing this mixture, and the temperature was monitored using a
thermocouple connected to the Multimeter. When the temperature reached a certain value on
the Multimeter, the capacitance values of all the devices on the sample were recorded. The values
of capacitances were recorded at the following temperatures: 25˚C, 10 ˚C, 0˚C, -10˚C, -25˚C, -40˚C
and -55˚C. Since it is difficult to maintain the temperature at a constant level for very long using
this set-up, measurements were performed without monitoring DF, θ and ESR as was done during
the High Temperature measurements. The tube was slowly pulled out of the Dewar, recording
the capacitance at each specified temperature, in order to bring the sample back to its RT
condition and to observe any hysteresis that might be present. Figure 4.3 shows the Low
Temperature measurement set-up used in this research.

41

Dewar

Figure 4.3

Low Temperature measurement set-up

4.1.2 Understanding the Agilent E4980A Precision LCR Meter for Capacitance Measurements
Before proceeding with the C(T) measurements using the equipment and experimental
procedures discussed above, it is important to understand the operation of the LCR meter for
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optimizing the measurement parameters used for thin-film sample characterization. The
measurement parameters recommended by KEMET work well for their capacitors but might not
yield meaningful results for thin-film samples. Therefore, it is very important to consider how the
LCR meter actually measures the capacitance and effectively determine what the optimal
measurement parameters are for our thin-film samples.
Based on standard KEMET procedures and recommendations, we initially planned to
perform capacitance measurements at signal frequencies of 20 Hz, 120 Hz, 1 kHz and 10 kHz, in
order to investigate the frequency dependence of capacitance, a standard 1 V AC amplitude, and
the series circuit mode. However, the user’s guide for the Agilent E4980A Precision LCR Meter
[38] recommends that the series circuit mode should be used when the impedance of the
capacitor at a given frequency is less than 10 Ω, while the parallel circuit mode should be used
when the impedance of the capacitor at that frequency is greater than 10 kΩ. This is illustrated in
Figure 4.4 [38]. For the range of impedances between 10 Ω and 10 kΩ, the capacitor
manufacturer’s recommendation should be followed, which in our case is the series circuit mode,
as recommended by KEMET.
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Figure 4.4

Capacitance circuit mode selection: (a) Parallel mode (b) Series mode [38]

In order to measure capacitance, we set the values of frequency (f), ac amplitude (Vac)
and circuit mode on the LCR meter. The ac amplitude of the signal is monitored and the
displacement current (Iac) is measured by the LCR meter. There’s a phase difference (θ) between
the voltage and the current, which is also measured by the LCR meter. After measuring these
values, the rest of the parameters are just algebraic calculations performed by the LCR meter. The
impedance (Z) is calculated by dividing the voltage by the displacement current. The capacitive
reactance (Xc) is given by the product of the impedance and sine of the phase angle (θ) from the
RC impedance triangle, as illustrated in Figure 4.5 (a). Also, |Xc| = 1⁄2𝜋𝑓𝐶 . Equating both
expressions, we solve for capacitance (C). Other capacitor parameters such as ESR (Rs) and
Dissipation Factor (D) are also algebraic calculations performed by the LCR meter.
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Figure 4.5

Capacitor Phasor Diagram: (a) Impedance (b) Admittance

The step by step equations used by the LCR meter are shown below:

Z=

Vac

(4.1)

Iac

Xc = Z sinθ
Also, Xc =

C=

(4.2)
1

(4.3)

2πfC

1

(4.4)

2πfZsinθ

Rs = Z cosθ

(4.5)
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D = 2πfCRs

(4.6)

The above equations model capacitance measurements for the series circuit mode of the
LCR meter (Figure 4.4 (b)). Analogous calculations are made in the parallel circuit mode (Figure
4.4 (a)) using the following equations:

Y=

Iac

(4.7)

Vac

Yc = Y sinθ
Also, Yc =

C=

(4.8)
1

Xc

= 2πfC

(4.9)

Y sinθ

(4.10)

2πf

Gp = Y cosθ
Rp =

D=

(4.11)

1

(4.12)

Gp
1

(4.13)

2πfCRp

where, Y is the admittance of the capacitor, Yc is the susceptance and Rp is the parallel resistance
of the capacitor. The RC admittance triangle pertaining to the parallel circuit mode calculations is
illustrated in Figure 4.5 (b). Table 4.1 shows the comparison of calculated and measured values of
various capacitor parameters for series and parallel circuit mode. In principle, there is no
difference between series mode and parallel mode measurements, except for the equations used
for calculations. Even then, slight differences in the values were observed between series mode
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capacitance (Cs = 95.11 nF) and parallel mode capacitance (Cp = 95.04 nF) due to the number of
significant digits taken into consideration while doing those calculations. In order to increase the
number of significant digits and improve the precision of the calculations done in the LCR meter,
it is recommended to use series mode when Z is small (calculations are done in Z) and parallel
mode when Z is large (calculations are done in Y). This is the reason behind selecting a particular
mode for capacitance measurements. (Note: Slight difference in calculated and measured values
is due to fluctuations in measured values of Vac, Iac and θ)

Table 4.1

Series and Parallel Circuit Mode Calculations and Measurements
Vac = 99.484 mV, Iac = 59.4176 µA, θ = -88.3953˚, f = 1 kHz

Series Circuit Mode
Equation

Parallel Circuit Mode

Calculated
Value
1673.88 Ω

Measured
Value
1673.85 Ω

Cs = 2πfZsinθ

95.11 nF

95.11 nF

Cp =

Rs = Z cosθ

46.87 Ω

46.79 Ω

Rp = Ycosθ

D = 2πfCRs

0.028

0.028

D = 2πfCRp

Z=

Vac
Iac
1

Equation
Y=

Y sinθ
2πf

95.04 nF

Measured
Value
597.4511
µS
95.05 nF

1

59.80 kΩ

59.86 kΩ

1

0.028

0.028

Iac
Vac

Calculated
Value
597.4115 µS

For selecting a particular mode for our thin-film samples, impedance measurements were
performed on NH48, C1 device. The values of Z measured were 72.92 kΩ, 13.48 kΩ, 1.69 kΩ and
182 Ω at 20 Hz, 120 Hz, 1 kHz and 10 kHz, respectively. Similarly, all the other devices showed
values of Z greater than 10 kΩ for 20 Hz & 120 Hz and close to 10 Ω for 1 kHz & 10 kHz frequencies.
Hence, the best mode for capacitance measurements at 20 Hz and 120 Hz was selected to be the
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parallel circuit mode and at 1 kHz and 10 kHz, the series circuit mode for our thin-film samples.
Table 4.2 summarizes the circuit mode selection for our thin-film samples.

Table 4.2
Frequency
20 Hz
120 Hz
1 kHz
10 kHz

Circuit Mode Selection for Thin-Film MIS Devices
Impedance
Greater than 10 kΩ
Greater than 10 kΩ
Close to 10 Ω
Close to 10 Ω

Circuit Mode
Parallel
Parallel
Series
Series

4.1.3 Optimizing Voltage Amplitude and Frequency Parameters for Thin-Film Samples
After determining the optimum mode for performing C(T) measurements on our thin-film
samples, high temperature C(T) measurements were performed on the NH48 sample using the
following LCR meter parameters: 20 Hz, 120 Hz: 1 V AC, Parallel Mode, and 1 kHz, 10 kHz: 1 V AC,
Series Mode. Figure 4.5 (a) and Figure 4.5 (b) show the C(T) results obtained on the NH48, C3
device with and without hysteresis, respectively. Figure 4.5 (a) represents the first High
Temperature measurement cycle to characterize hysteresis, while Figure 4.5 (b) represents the
increase in capacitance with temperature. These results do not match KEMET PHS Ta capacitors
and variations with temperature are considered higher than desired. The change in capacitance
is above 300 % at 20 Hz frequency and close to 250 % at 120 Hz frequency. The desired range of
change in capacitance with temperature for RT to 125˚C temperature range is less than 20%. This
implies that either our MIS capacitors are significantly different than KEMET packaged devices, or
that the measurement parameters are not optimum. It is clear from previous discussions on the
working of the LCR meter that the only parameters that are measured are displacement current
(Iac) and phase difference (θ), and the remaining capacitor parameters are algebraically
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calculated. Evidently, a huge variation in displacement current with temperature was detected by
the LCR meter in our samples under the particular set of test parameters. The increase in
capacitance, therefore, was possibly due to an increase in leakage current in the dielectric and
thus, affected the value of displacement current measured by the LCR meter. This would result in
a decrease in the value of Z and Xc, which in turn would increase the value of capacitance
calculated by the LCR meter. It was concluded that for our thin-film samples, the 1 V ac amplitude
was too high and resulted in a high leakage current especially at relatively high temperatures.
Thus, the results measured with these test parameters are unreliable and lead to anomalously
high capacitance readings due to excessive leakage currents.

20 Hz
120 Hz
1 kHz
10 kHz

NH48, C3 - C(T) at 1V AC Source

400
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Figure 4.6 (a)

High temperature C(T) measurements of NH48, C3 (with hysteresis) at 1 V AC
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Figure 4.6 (b)

High temperature C(T) measurements of NH48, C3 (without hysteresis)
at 1 V AC

To investigate this observations and ideas, the logical step was to decrease the leakage
current which affected our measurements. This was achieved by simply reducing the amplitude
of AC voltage source. Multiple measurements were performed at various amplitudes below the
standard 1 V and an optimum level was determined to be 100 mV. C(T) measurements were
repeated on the NH48, C3 device to investigate the effect of reducing the voltage source
amplitude while keeping the other parameters constant. In Figure 4.6 (a) and Figure 4.6 (b), we
show the new C(T) results on the NH48, C3 device with and without hysteresis, respectively for
comparison with previously obtained results. The range of capacitance on the Y-axis is kept the
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same for accurate comparison between the old and new C(T) results. These results represent the
expected trend and showed relatively minimum dependence of C(T) on temperature and
frequency as observed in KEMET PHS Ta capacitors. Since it was observed that there is no
significant frequency dependence on C(T) measurements, 1 kHz frequency, a frequency in
between 20 Hz and 10 kHz, was selected for further C(T) measurements. Results observed on
other devices on the NH48 sample portrayed the same behavior.
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Figure 4.7 (a)

High temperature C(T) measurements of NH48, C3 (with hysteresis) at 100 mV
AC
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Figure 4.7 (b)

High temperature C(T) measurements of NH48, C3 (without hysteresis) at 100
mV AC

The dependence of capacitance on temperature of Polymer Ta capacitors is normally
attributed to the dielectric, device geometry, and conductivity of the polymer. Device geometry
and conductivity of polymer are secondary attributes, while C(T) is primarily expected to be
dependent on the dielectric properties for a well manufactured capacitor. Therefore, the new C(T)
results at 1 kHz frequency and 100 mV AC amplitude were compared with the dependence of
dielectric constant on temperature, k(T) of Ta2O5. Since it is convenient to compare the % change
in C(T) and k(T) w.r.t RT vs temperature, we plot the results in this way. Figure 4.7 shows the
comparison of C(T) and k(T) results. % change in C(T) w.r.t RT is represented as ΔC(T)% and %
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change in k(T) w.r.t RT is represented as Δk(T)%. The data for k(T) is used from reference [39].
Figure 4.7 shows the results for the entire temperature range, i.e., -55˚C to 150˚C for C(T) and
k(T). Further C(T) results on all the devices will be presented in the same manner in subsequent
chapters.
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Figure 4.8

Comparison of % change of C and k w.r.t RT at 1 kHz for NH48, C3

4.2 I-V and Breakdown Voltage Measurements
I-V measurements were performed on our thin-film samples after C(T) measurements in
order to investigate the leakage and pre-breakdown mechanisms in these capacitors. Breakdown
measurements were also performed to investigate the relationships between BDV and the
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Formation Voltage (VF), as it has been observed in Low Voltage PHS Ta capacitors that BDV
exceeds VF, and it is important to determine if this phenomenon will be observed in thin-film MIS
capacitors. A Keithley 4200 Semiconductor Characterization System (SCS) was used for I-V and
BDV measurements. The measurement parameters on Keithley 4200 SCS, and the techniques for
making I-V measurements on thin-film MIS capacitors are presented and discussed in this section.

4.2.1 Measurement Parameters for I-V and BDV Measurements
For I-V measurements, the ‘Sweep’ mode was selected and the forcing function was set
to ‘Voltage Sweep’ on Keithley 4200 SCS. ‘Start’ and ‘Stop’ voltages were set to appropriate values
depending on the Formation Voltage and/or expected BDV. The ‘Step Voltage’ was set to 0.05 V,
and the ‘Compliance’ was set to 10 mA to limit the current to avoid damaging the devices. For
achieving the largest integration time to ensure noise-free measurements, the speed of the
measurements was set to ‘Quiet’ mode. One of the more crucial parameters for measuring
currents in a capacitor is the ‘Sweep Delay’ between two consecutive measurements. Transient
response should be considered when making current transport measurement in capacitors. There
will be a time delay required to obtain conduction currents separate from displacement current
and other time-dependent dielectric currents. This time delay ensures that the conduction current
has reached its steady-state value. Therefore, there is a need to perform current-time (I-t)
measurements to determine time delay while performing I-V measurements. Based on the I-t
measurements, the ‘Sweep Delay’ can set to an appropriate value and I-V measurements can be
performed.
For I-t measurements, a bias of +2 V was applied by setting the level of the voltage bias
to 2 V and setting the mode to ‘Sampling’ mode for keeping the voltage constant. The ‘Sampling
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Interval’ and ‘Number of Samples’ were set to 0.001 s and 4906 samples, respectively. This is the
minimum ‘Sampling Interval’ and maximum ‘Number of Samples’ we can set to ensure precise
results. The ‘Compliance’ was set to 10 mA and the speed of measurements was set to ‘Quiet’
mode in this case also. Details on determining the optimum time delay for selecting an
appropriate ‘Sweep Delay’ for I-V measurements are discussed in the next section.

4.2.2 Determining Optimum Time Delay for I-V Measurements on MIS Capacitors
In order to determine an appropriate ‘Sweep Delay’ for I-V measurements, I-t
measurements at constant voltage were performed using the discussed parameters to determine
the time required to reach steady-state. Two types of I-t curves were obtained for our thin-film
samples: one type that showed current decay and steady-state current after a certain time (Figure
4.8), and another type with constantly fluctuating current between two values with the same
(Figure 4.9) or opposite polarity (Figure 4.10). This constant fluctuation can most likely be
attributed to measurement noise or material behavior due to changes caused by C(T)
measurements or an applied voltage. These periodic I-t curves were observed on all devices
except the H18, C3. Moreover, these curves were repeatable. Therefore, for the H18, C3 device,
the Sweep Delay was set to 60 s according to its steady-state I-t curve (Figure 4.8). However, for
all the other devices, it was difficult to select a Sweep Delay since the I-t curves were periodic in
nature. A Sweep Delay of 1 s was initially selected and I-V measurements were performed on the
NH48, C1 device for Stop Voltages 5 V, 10 V, 15 V and 20 V. Figure 4.10 shows the I-V measurement
for the NH48, C1 device for a Stop Voltage of 15 V. Similar results were observed for the remaining
Stop Voltages. This implied that the periodic I-t curves had no significant impact on the I-V
measurements. A Sweep Delay of 60 s was also selected and I-V measurements were performed
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to compare the results. Figure 4.12 and Figure 4.13 show the I-V measurements on the NH100,
C2 device at a Sweep Delay of 1 s and 60 s, respectively. It was observed that the Sweep Delay too
had no significant impact on the I-V measurements. With the Step Voltage of 0.05 V, even a Sweep
Delay of 1 s accounted for a change in voltage of 1 V after 20 s. This might be the reason for no
significant dependence of I-V measurements on Sweep Delay for devices with periodic I-t curves.
The I-V measurements at a Sweep Delay of 1 s and 60 s were close to identical and thus, the Sweep
Delay of 1 s was selected for devices with periodic I-t curves.
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Figure 4.9

I-t curve for the heat-treated H18, C3 device showing steady-state current
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I-t Curve - NH48, C2 device
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Figure 4.10

I-t curve for the non-heat-treated NH48, C2 device showing periodic current
(same polarity)
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I-t Curve - NH48, C1 device
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Figure 4.11

I-t curve for the non-heat-treated NH48, C1 device showing periodic current
(opposite polarity)
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Figure 4.12

I-V curve for the non-heat-treated NH48, C1 device with Stop voltage 15 V
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Figure 4.13

I-V curve for the non-heat-treated NH100, C2 device (Sweep Delay: 1 s)
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Figure 4.14

I-V curve for the non-heat-treated NH100, C2 device (Sweep Delay: 60 s)
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4.3 Conclusion
The experimental procedures for electrical characterization of our thin-film samples were
discussed in this chapter. For C(T) measurements, the equipment used, procedures followed,
circuit mode selection, and the parameters for the LCR meter were discussed and/or optimized
for further measurements. The optimized LCR meter parameters selected for C(T) measurements
are 100 mV AC amplitude, 1 kHz frequency, Series Circuit Mode, and Long Measurement Time.
The measurement results presented in the subsequent chapters are based on these optimized
parameters. Moreover, these results are presented as ΔC(T):Δk(T) normalized to RT.
For I-V characterization, the measurement parameters used on the Keithley 4200 SCS
were discussed in this chapter. Steady-state I-t curve, periodic I-t curves, delay time for I-V
measurements, and the impact of Sweep Delay on I-V measurements were discussed. Step
Voltage of 0.05 V, Compliance of 10 mA, and Quiet Mode speed of measurements are selected
for I-V measurements. Moreover, a Sweep Delay of 60 s was selected for the H18, C3 device while
a Sweep Delay of 1 s was selected for all the remaining devices. In the next chapter, electrical
characterization results of all heat-treated and non-heat-treated samples at three different
formation voltages will be presented and discussed.
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CHAPTER FIVE
ELECTRICAL CHARACTERIZATION OF THIN-FILM MIS SAMPLES
In Chapter 4, the experimental procedures for electrical characterization of thin-film
samples were discussed. Utilizing the established optimal measurement parameters and
procedures for thin-film samples, C(T), I-V and BDV measurements were performed on the
fabricated samples. C(T) measurements on the samples are presented in the first section for each
of the two types of samples (non-heat-treated and heat-treated) at each Formation Voltage while
I-V, BDV measurements, and investigation of dielectric leakage mechanisms are presented in the
second section. Discussion of the results and conclusion is presented at the end of the chapter.

5.1 C(T) Measurement Results
C(T) measurement results are presented as ΔC(T)% and Δk(T)% w.r.t RT versus
temperature and are analyzed. The range of temperatures where C(T) follows k(T) is observed and
conclusions are drawn as to whether the heat treatment improved the dielectric properties of the
MIS capacitors.

5.1.1 Thin-Film Sample with 18 V Formation Voltage
Figure 5.1 and Figure 5.2 show the C(T) results for the NH18 and H18 samples,
respectively. As observed in Figure 5.1, C(T) follows k(T) from approximately 0˚C to 50˚C; however,
at relatively high and low temperatures, C(T) tends to deviate from k(T). This deviation is clearly
more significant at low temperatures than at high temperatures. On the other hand, C(T) follows
k(T) for a larger temperature range from approximately -10˚C to 85˚C for the H18 sample, as
observed in Figure 5.2. The deviation of C(T) from the dielectric constant behavior is attributed to
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the change in polymer properties with temperature and/or the effects of moisture such as drying
at high temperatures and freezing at low temperatures. Since these samples are partially
humidified from exposure to the atmosphere and not hermetically sealed, moisture can
significantly affect the C(T) results. The decrease in capacitance observed at elevated
temperatures is most likely due to the effect of drying. Even with these effects present, the C(T)
results are almost all within 20% for the H18 sample and follow k(T) fairly well. The heat-treated
sample shows more stable C(T) characteristics than the non-heat-treated sample at 18 V
Formation Voltage. Since the NH18 sample has only two working devices, C(T) results on the NH18
sample shows only two curves.
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Figure 5.1

C(T) results for the non-heat-treated NH18 sample
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Figure 5.2

C(T) results for the heat-treated H18 sample

5.1.2 Thin-Film Sample with 48.5 V Formation Voltage
Figure 5.3 and Figure 5.4 show the C(T) results for the NH48 and H48 samples,
respectively. As observed in Figure 5.3, C(T) follows k(T) from approximately 0˚C to 50˚C; however,
at relatively high and low temperatures, C(T) tends to deviate from k(T). On the other hand, C(T)
follows k(T) for a larger temperature range from approximately -25˚C to 100˚C for the H48 sample,
as observed in Figure 5.4. The effects of moisture are observed in these devices too. The decrease
in capacitance at elevated temperatures is most likely due to time-dependent drying effect. The
heat-treated sample shows more stable C(T) characteristics than the non-heat-treated sample.
The H48, C3 device follows k(T) for almost the entire temperature range.
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Figure 5.3

C(T) results for the non-heat-treated NH48 sample
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Figure 5.4

C(T) results for the heat-treated H48 sample

5.1.3 Thin-Film Sample with 100 V Formation Voltage
Figure 5.5 and Figure 5.6 show the C(T) results for the NH100 and H100 samples,
respectively. As observed in Figure 5.5, C(T) follows k(T) from approximately -40˚C to 50˚C;
however, at relatively high temperatures, C(T) tends to deviate from k(T). On the other hand, C(T)
follows k(T) for a larger temperature range from approximately -25˚C to 70˚C for the H100 sample,
as observed in Figure 5.6. Surprisingly, the variation in C(T) for the non-heat-treated sample seems
better than its heat-treated counterpart, but mostly at the extremes of temperature.
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Figure 5.5

C(T) results for the non-heat-treated NH100 sample
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Figure 5.6

C(T) results for the heat-treated H100 sample

5.1.4 Summary of C(T) Results
Figure 5.7 and Figure 5.8 summarize the C(T) results on non-heat-treated and heattreated samples at all three Formation Voltages, respectively. A representative device at each
Formation Voltage for each of the non-heat-treated and heat-treated samples is taken and
plotted for comparison. It is clear that the heat-treated samples demonstrate more stable C(T)
characteristics than the non-heat-treated samples. The dielectric properties were largely
improved by performing the heat treatment, as observed from the C(T) behavior of the samples.
The maximum difference w.r.t heat treatment in C(T) results, especially at low temperatures, was
observed on the samples with the thinnest dielectric, i.e., 18 V Formation Voltage.

68

18 V
48.5 V
100 V
K

C(T): K(T) - Non-Heat-Treated Samples
Normalized to Room Temperature

20

C% and K%
w.r.t Room Temperature

10

0

-10

-20

-30

-50

0

50

100

150

Temperature (C)

Figure 5.7

Summary of C(T) results for the non-heat-treated samples
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Figure 5.8

Summary of C(T) results for the heat-treated samples

5.2 I-V and Breakdown Voltage Results
Pre-breakdown current and BDV results are presented in this section. At each Formation
Voltage, pre-breakdown current and BDV results of one representative device from the non-heattreated sample and one from the heat-treated sample are presented. I-V and BDV results on the
remaining devices are presented in the Appendix B.

5.2.1 Thin-Film Sample with 18 V Formation Voltage
Figure 5.9 and Figure 5.10 show the pre-breakdown and BDV results, respectively, of the
non-heat-treated NH18, C2 device. The pre-breakdown leakage current increases approximately
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exponentially until the dielectric reaches breakdown. A BDV of 19.55 V is observed, which is larger
than the Formation Voltage of 18 V, for this device. Figure 5.11 and Figure 5.12 show the prebreakdown and BDV results, respectively of the heat-treated H18, C1 device. A smooth
exponential pre-breakdown current is observed in this device. Moreover, a BDV of 52.15 V, which
is significantly larger than its Formation Voltage of 18 V, is observed on this device. Heat treatment
significantly improved the quality of the dielectric making it more robust than its non-heat-treated
counterpart.

I-V Curve - NH18, C2 device:
pre-breakdown current
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Figure 5.9

I-V measurement on the non-heat-treated NH18, C2 device: pre-breakdown
current
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BDV Curve - NH18, C2 device
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Figure 5.10

BDV measurement on the non-heat-treated NH18, C2 device: breakdown at
19.55 V
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Figure 5.11

I-V measurement on the heat-treated H18, C1 device: pre-breakdown current
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BDV Curve - H18, C1 device
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Figure 5.12

BDV measurement on the heat-treated H18, C1: breakdown at 52.15 V

5.2.2 Thin-Film Sample with 48.5 V Formation Voltage
Figure 5.13 and Figure 5.14 show the pre-breakdown and BDV results, respectively, of the
non-heat-treated NH48, C1 device. The pre-breakdown leakage current increases approximately
exponentially until the dielectric reaches breakdown. A BDV of 53.50 V is observed for this device,
which is larger than the Formation Voltage of 48.5 V. Figure 5.15 and Figure 5.16 show the prebreakdown and BDV results, respectively, of the heat-treated H48, C1 device. An exponential prebreakdown current is observed in the heat-treated device. Moreover, a BDV of 56.45 V, which is
significantly larger than the Formation Voltage of 48.5 V, is observed for this device. Heat
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treatment improved the quality of the dielectric making it a little more robust than its non-heattreated counterpart. Moreover, the pre-breakdown current in the heat-treated device starts
taking off at a higher voltage than in the non-heat-treated device. The difference in Formation
Voltage and BDV is less than what was observed for the H18 devices. However, the primary point
is that we observed a BDV which was noticeably greater than Formation Voltage in these devices.
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Figure 5.13

I-V measurement on the non-heat-treated NH48, C1 device: pre-breakdown
current
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BDV Curve - NH48, C1 device
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Figure 5.14

BDV measurement on the non-heat-treated NH48, C1 device: breakdown at
53.50 V
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I-V Curve - H48, C1 device:
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Figure 5.15

I-V measurement on the heat-treated H48, C1 device: pre-breakdown current
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BDV Curve - H48, C1 device
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Figure 5.16

BDV measurement on the heat-treated H48, C1 device: breakdown at 56.45 V

5.2.3 Thin-Film Sample with 100 V Formation Voltage
Figure 5.17 and Figure 5.18 show the pre-breakdown and BDV results, respectively, of the
non-heat-treated NH100, C1 device. The pre-breakdown leakage current remains relatively
constant at lower voltages but increases approximately exponentially near the BDV. A BDV of
98.10 V which is larger than its Formation Voltage of 84.43 V, is observed for this device. Figure
5.19 and Figure 5.20 show the pre-breakdown and BDV results, respectively, of the heat-treated
H100, C1 device. A relatively low pre-breakdown current is observed until the device reaches the
BDV. Moreover, a BDV of 76.90 V, which is smaller than the Formation Voltage of 84.43 V, is
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observed for this device. This is the first observation of a BDV smaller than the Formation Voltage,
for a heat-treated sample.

Current (A)

I-V Curve - NH100, C1 device:
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Figure 5.17

I-V measurement on the non-heat-treated NH100, C1 device: pre-breakdown
current
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BDV Curve - NH100, C1 device
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Figure 5.18

BDV measurement on the non-heat-treated NH100, C1 device: breakdown at
98.1 V
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I-V Curve - H100, C1 device:
pre-breakdown current
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Figure 5.19

I-V measurement on the heat-treated H100, C1 device: pre-breakdown current
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Figure 5.20

BDV measurement on the heat-treated H100, C1 device: breakdown at 76.90 V

5.2.4 Summary of I-V and BDV Results
The pre-breakdown current for all samples is in the nA or µA range. A sudden, large
increase in the leakage current is observed when the dielectric reaches its Breakdown Voltage.
The largest difference in BDV and Formation Voltage is observed for the thinnest dielectric with
heat treatment. It suggests that the heat treatment was most beneficial for the thinnest dielectric,
i.e., the lowest Formation Voltage of 18 V. Our observation of measured BDV that exceed the
Formation Voltage for thin-film samples suggests that the phenomenon is primarily due to the
effect of the interfacial layers of the PHS Ta capacitors and not due to their complex structure.
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Table 5.1 gives a summary of the BDV of each device on each of the six thin-film samples. Ten
devices out of a total of sixteen have BDV greater than the Formation Voltage.

Table 5.1
Formation Voltage

18 V

48.5 V

100 V

Breakdown Voltages observed on Thin-Film MIS Samples
Device

Non-Heat-Treated

Heat-Treated

Sample

Sample

C1

14.9 V

52.15 V

C2

19.55 V

52.85 V

C3

-

61.90 V

C1

53.50 V

56.45 V

C2

53.75 V

57.10 V

C3

38.30 V

55.45 V

C1

98.10 V

76.90 V

C2

80.75 V

70.90 V

C3

-

72.90 V

5.3 Investigation of Dielectric Leakage Current Mechanisms in MIS Capacitors
Even though a dielectric is considered an insulator, there is almost always a leakage
current observed at reasonable voltages. The dominant mechanism giving rise to dielectric
leakage, or perhaps a combination of several mechanisms, can provide an understanding of the
nature of the electric current that flows through the dielectric. Such an understanding can give
insights into the properties of the dielectric that lead to leakage current, and therefore, provide a
means for fabricating devices with limited leakage. The most common dielectric leakage
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mechanisms were investigated in this research such as the Poole-Frenkel (PF) Effect, Schottky
Effect, Space-Charge Limited Conduction (SCLC) and Fowler-Nordheim Tunneling.
The Poole-Frenkel Effect involves thermal emission of charge carriers in the bulk of a
dielectric or a semiconductor from coulombic traps, enhanced by the application of an electric
field, which assists the electron in escaping from the trap. For this thermal emission to occur, the
coulombic traps must be neutral when filled with an electron, and positively charged when the
electron is emitted [40]. The PF Effect is referred to as a bulk-limited mechanism, as it depends
on the availability of traps in the bulk of the dielectric. The potential barrier on one side of the
coulombic trap reduces when an electric field is applied, resulting in an increase in the thermal
emission rate of electrons from the trap. The PF current density is given by,

J = C ε exp (-

q ϕ− β√ε
ξkT

)

(5.1)

where C is a proportionality constant, ε is the electric field, qφ is the ionization potential of the
trap, β is the PF constant, ξ is the slope parameter of the PF Effect, k is the Boltzmann’s constant,
q2
.
0 εr

and T is the absolute temperature. The PF constant is a material constant defined as β = √πε

By rearranging equation 5.1 and taking the natural logarithm on both sides, Equation 5.1 can be
written as,

J

β

qϕ

ln (ε) = ξkT √ε + (lnC - ξkT)

(5.2)
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J

From equation 5.2 we see that a plot of ln (ε) versus √ε should be linear if the PF Effect
is the dominant conduction mechanism. This plot is referred to as the PF Plot. The slope of a PF
Plot, M, is given by

β
ξkT

; ξ can vary in between 1 and 2 to account for acceptor compensation in

the material [40]. ξ = 1 corresponds to heavy acceptor compensation and ξ = 2 corresponds to no
compensation. The linearity of Equation 5.2 is the first test used to determine whether the
dominant current conduction mechanism in the material could be due to the PF Effect [41, 42].
The image force induced lowering of the potential energy for charge carrier emission,
when an electric field is applied, is referred to as the Schottky Effect [43]. The Schottky Effect
differs from the PF Effect in two important aspects: it is controlled by the interface barriers
between the metal electrode and the dielectric, i.e., it is an electrode limited process, and it
depends on the mobile charge created by an electron escaping from the metal surface. The
Schottky Effect current density is given by the Richardson-Dushman equation, which is given by,

J = A∗ T 2 exp(−

1
2

qϕ− β√ε
kT

)

(5.3)

where A∗ refers to the Richardson constant which depends on the effective mass of the electrons
in the material, T is the absolute temperature, φ is the barrier height, k is the Boltzmann’s
q2
,
0 εr

constant, and β is a material constant given by β = √πε

which is the same as PF constant. By

rearranging Equation 5.3 and taking the natural logarithm on both sides, Equation 5.3 can be
written as,
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β

ln(J) = 2kT √ε + (ln(A∗ T 2 ) −

qϕ
kT

)

(5.4)

According to equation 5.4, a plot of ln(J) versus √ε should be linear if the Schottky Effect
is the dominant conduction mechanism. This plot is referred to as the Schottky Plot. The slope of
β

the Schottky Plot is 2kT. In the PF equation, if the value of ξ is 2, the slope of the Schottky Plot will
be the same as that of the PF Plot. The linearity of Equation 5.4 is the first test used to determine
whether the dominant current conduction mechanism in the material could be due to the
Schottky Effect.
Space-Charge Limited Conduction (SCLC) is a mechanism in which the current is carried
by the electrons and holes injected into the dielectric from the electrodes. The injected carriers
remain as free carriers or combine with compensating charges present in the dielectric. At low
and high temperatures, the current is carried by electrons hopping from one state to the other
[43]. In the absence of traps in the dielectric, the SCLC is expressed by the Mott-Gurney Law,

9

V2

J = 8 µε0 εr L3

(5.5)

where µ is the free carrier mobility, 𝜀0 and 𝜀𝑟 are the permittivity of free space and the relative
permittivity of the material, respectively, V is the applied voltage, and L is the thickness of the
dielectric. The presence of traps modifies the equation for SCLC depending on their distribution
and nature. However, under all circumstances, the current is proportional to Vn, where n is an
integer or a fraction, whose value is determined by the distribution of the traps. Plotting an I-V
curve on a log-log scale results in a linear curve of slope n, if the conduction mechanism is
dominated by SCLC [44].
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Tunneling occurs when the electric field ionizes the trapped electrons into the dielectric’s
conduction band or when the electrons tunnel through a trapezoidal electronic barrier between
the electrodes. In the latter case, when a sufficiently high voltage is applied across the dielectric,
there’s a finite probability that an electron can quantum mechanically tunnel through the oxide.
Fowler-Nordheim (FN) Tunneling is similar to the direct tunneling mechanism, except that the
electrons tunnel through a triangular barrier between the electrodes which has an effective
tunneling width less than the oxide thickness under conditions of high electric field. The tunneling
probability for FN Tunneling is higher because of the decreased barrier width under high field
conditions. The equation governing FN Tunneling can be written as,

B

J = Aε2 exp(- ε )

(5.6)

where
m

q3

A = m∗ 8πhϕ

b

B=

8𝜋 2𝑚∗ 0.5 ϕ0.5
b
3

( ℎ2 )

q

and h is Planck’s constant, m the electron mass, and all other symbols have their usual meanings
J

[45]. According to Equation 5.6, a plot of ln(ε2 ) versus 1⁄ε should be linear if FN Tunneling is the
dominant conduction mechanism.
The presence of one of the above dielectric leakage mechanisms and/or a combination of
several of the above dielectric leakage mechanisms was investigated and evidence for the PF
Effect was observed in two of the sixteen fabricated devices. Figure 5.21 shows the PF Plot for the
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H18, C1 device, which shows good linear fit in the 30-41 V range. The correlation coefficient of
this fit is 0.98. The extracted equation for the linear fit is y = -43.902 + 0.0041153x, implying a
β

slope, M, of 0.00411. This measured slope was in good agreement with the theoretical slope, ξkT,
which ranges between 0.00283 to 0.00567 when ξ varies from 2 to 1. To fit the measured current
to the PF model, the extracted value of the PF slope parameter, ξ, is 1.38. This value of ξ indicates
significant acceptor compensation in the dielectric. The observed linear fit and the extracted
parameter values are consistent with PF emission, and this mechanism has been observed before
in Ta2O5 [46-51].
Similarly, Figure 5.22 shows the PF Plot for the H18, C3 device which shows good linear
fit in the 30-55 V range. The correlation coefficient of this fit is 0.98 and the extracted equation
for the linear fit is y = -40.931 + 0.00353353x, implying a slope, M, of 0.00353. To fit the measured
current to the PF model, the value of the PF slope parameter, ξ, is 1.60. This value of ξ indicates
moderate acceptor compensation in the dielectric. The observed linear fit and the extracted
parameters in this device are also consistent with PF emission. We tried fitting the data to the
other models discussed above but the data did not fit and/or the extracted parameters did not
make sense in the remaining devices.
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PF Plot of the heat-treated H18, C1 device
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Figure 5.21

PF Plot of the heat-treated H18, C1 device
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PF Plot of the heat-treated H18, C3 device
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Figure 5.22

PF Plot of the heat-treated H18, C3 device

5.4 Conclusion
The measured C(T), I-V, and BDV results on our thin-film MIS capacitors were discussed in
this Chapter. The capacitance variation with temperature of the thin-film samples were within the
range of 20% w.r.t RT and followed k(T) for a good range of temperatures. The Heat-treated
samples showed more stable C(T) characteristics than the non-heat-treated samples in general.
The effects of moisture, Drying and Freezing were visible in the thin-film samples at high and low
temperatures, respectively. Prolonged exposure to temperatures were responsible for these
time-dependent effects. Pre-breakdown currents observed in the devices while performing I-V
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measurements were mostly exponential and BDV greater than the Formation Voltage was
observed in most of the thin-film devices. BDV > VF is industrially significant since such a
phenomenon is observed in KEMET PHS Ta capacitors and can increase the applications of these
capacitors in High Voltage environments. The observation of BDV > VF phenomenon in our thinfilm samples supports our hypothesis that the phenomenon is primarily due to the material layers
and their interactions, as opposed to being primarily due to the complex structure of KEMET’s
PHS Ta capacitors. Future researchers can now use simple thin-film MIS capacitors to further
investigate and understand the cause of the occurrence of the phenomenon. The Poole-Frenkel
Effect appears to be the dominant conduction mechanism in the dielectric for the heat-treated
H18, C1 and H18, C3 devices with the thinnest dielectric. The remaining devices did not fit any of
the discussed models and/or the extracted parameters did not make sense for those devices.

91

CHAPTER SIX
SINGLE DEVICE ON SUBSTRATE THIN-FILM SAMPLE
6.1 Motivation for Fabricating Single Device on Substrate
The C(T), I-V and BDV results of thin-film devices were discussed in chapter 5. In the C(T)
results, the effects of drying and freezing were observed, in that the capacitance decreased with
increasing temperature above 100˚C and decreased when the temperature was significantly
below 0˚C. Even though the oven maintains a uniform temperature inside its chamber to the
resolution of 1˚C, the device closest to the opening of the oven experiences a different rate of
increase/decrease of temperature than the device at the end of tube, which is the farthest from
the oven opening. On each sample, C1 is closer and C3 is the farthest from the oven opening. This
can cause a difference in these capacitors’ response to temperature changes. Even though the
temperature difference may be very small, approximately 1˚C to 2˚C between C1 and C3, this can
affect the measurements on extremely sensitive thin-film devices.
Humidity also plays an important role in C(T) measurements. We need to make sure that
the effects of drying/freezing are uniform in order to accurately understand the effects of
humidity on the C(T) results. The expansion and contraction of polymer chains is dependent upon
the presence of humidity in PEDOT films. To properly characterize the C(T) results of partially
humidified and dry samples, the effects of temperature cycle and measurements on all the
devices on the substrate need to be made as uniform as possible. With the existing facilities of
ovens and flasks for C(T) measurements, the only way to obtain such a condition is to make a
larger, single device on the substrate. Incorporating a single device on the substrate will ensure
that the effects are as uniform as possible on the entire surface and will result in an increase in
understanding of the effects of humidity on C(T) measurements. Thus, it was decided to fabricate
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a thin-film sample with a 48.5 V Formation Voltage, only one device on the substrate, and exposed
to a standard heat treatment on its dielectric. Figure 6.1 shows the fabricated thin-film sample
with a single device on the substrate. This device will be referred to as the H48, C device. The
calculated and measured nominal capacitance for this device was 516.04 nF and 508.04 nF,
respectively.

Anode
Kapton Tape
Insulation

Copper Wire
Cathode

Figure 6.1

Fabricated thin-film sample with a single device on the substrate

6.2 C(T) Measurement Results
C(T) measurements were performed using the measurement parameters and procedures
discussed in Chapter 4. Figure 6.2 shows the C(T) results measured from -55˚C to 150˚C. A gradual
increase and decrease in capacitance is observed with increasing temperature from RT to 150˚C
and decreasing it from RT to -55˚C. To compare this C(T) results to the change in dielectric
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constant with temperature, we plot the % change in C(T), ΔC(T) and k(T), Δk(T), w.r.t temperature
normalized to their values at RT, as shown in Figure 6.3. Since less time was needed to perform
C(T) measurements on a single device than three devices per sample as we did previously, the
effects of drying are expected to be minimum. Previously, it took 4-5 hours to perform C(T)
measurements, which caused drying of the samples due to cumulative long-term heating. In this
case, the measurements below were performed in 1-1.5 hours, which minimized the drying of the
samples unlike in the previous measurements. The C(T) results closely follow the k(T) results for
the range of -40˚C to 125˚C. This is by far the best result we have obtained and it closely represents
the KEMET PHS Ta capacitor. This result shows that our thin-film MIS Polymer Ta capacitors have
a temperature dependence that is primarily due to the natural temperature dependence of the
dielectric material. The only deviation from this trend is at very high temperatures, where drying
of the polymer is starting to become significant, and very low temperatures where the moisture
content begins to freeze.
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Figure 6.2

C(T) results for the heat-treated single device on the substrate H48, C sample
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Figure 6.3

C(T) results for the H48, C device presented as % change in C and k normalized
to RT

6.3 I-V and Breakdown Voltage Measurement Results
I-V and BDV measurements on this sample are of utmost importance to understand the
pre-breakdown and breakdown mechanisms occurring in the dielectric, and also to investigate
whether BDV greater than Formation Voltage is observed for this sample. Figure 6.4 shows the It curve for the H48, C device. This I-t curve is similar to the periodic I-t curves observed for all the
devices made previously, except the H18, C3 device. The I-t curves on this device were repeatable
and showed periodic behavior as shown in Figure 6.4. For such devices a Sweep Delay of 1 s should
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be selected as discussed in Chapter 4. However, a Sweep Delay of 60 s was selected as was done
with the H48, C3 device in which a steady-state current was observed after 60 s in order to observe
pre-breakdown current. Steady-state current was never observed in any I-t curves on this sample
but a Sweep Delay of 60 s ensured prolonged exposure to stress in order to investigate the
robustness of the dielectric along with the pre-breakdown current. A Step Voltage of 0.05 V was
used as in previous measurements. Figure 6.5 shows the pre-breakdown current of the H48, C
device. Current remains fairly low at relatively low voltages and then a gradual exponential
increase in current is observed as the device reaches dielectric breakdown. Figure 6.6 shows the
BDV curve of the H48, C device. A BDV of 49.20 V is observed for this device, which is greater than
its Formation Voltage of 48.5 V. This result along with previously obtained results on BDV show
that the thin-film MIS Polymer Ta capacitors also exhibit the amazing behavior of BDV being
greater than the Formation Voltage (BDV > VF), which is observed in KEMET PHS Ta capacitors and
considered theoretically impossible.
The presence of a known dielectric leakage current mechanism and/or a combination of
several of the dielectric leakage mechanisms discussed in this research was investigated in the
H48, C device. Modelling of the measured I-V characteristics showed no presence of the PF
mechanism and/or combination of other dielectric leakage mechanisms discussed in this
research, as observed in the H18 sample. More such measurements on single device on the
substrate thin-film MIS capacitors should be performed to obtain sufficient data for further
characterization.
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I-t curve for the heat-treated single device on the substrate H48, C sample
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I-V Curve - H48, C device:
pre-breakdown current
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Figure 6.5

I-V measurement on the H48, C device: pre-breakdown current
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Figure 6.6

BDV measurement on the heat-treated single device on the substrate H48, C
sample: breakdown at 49.20 V

6.4 Conclusion
The time needed to perform C(T) measurements on a single device on substrate is short
enough that the drying of the sample minimized compared to the samples which contained 3
devices. Furthermore, it took 4-5 hours for C(T) measurements with multiple devices on a
substrate as compared to 1-1.5 hours for a single device. In addition, the effects of drying/freezing
will be uniform throughout the sample since there is only a single device. The C(T) results were
much closer to ideal in this single device on substrate. The C(T) result nearly perfectly follows the
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k(T) result and shows that our thin-film MIS capacitors have a temperature dependence that is
primarily due to the natural temperature dependence of the dielectric material. The I-V and BDV
results of the sample are similar to previously obtained results. The pre-breakdown current of the
sample was below 1 µA until it reached breakdown at 49.20 V. The observed phenomenon of
Breakdown Voltage being greater than the Formation Voltage was observed in this sample, which
further supports our hypothesis that this phenomenon is primarily due to the material layers and
their interactions, as opposed to being primarily due to the complex structure of KEMET’s PHS Ta
capacitors. Future work on this topic should include determining the dominant dielectric leakage
mechanisms occurring in these samples in order to further understand the phenomenon of
Breakdown Voltage being greater than the Formation Voltage as well as providing insights into
how these mechanisms can be exploited to fabricate very high breakdown voltage Polymer Ta
capacitors. Single device on substrate thin-film samples are very viable, inexpensive, and easily
fabricated models of KEMET PHS Ta capacitors and can be used to gain additional insights into
these complex devices. More thin-film MIS devices will need to be fabricated in order to obtain
sufficient data for future work.
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CHAPTER SEVEN
SUMMARY AND CONCLUSIONS
In this thesis, a technique to accurately perform the electrical characterization of thin-film
Polymer Ta MIS capacitors was established. Using this technique, C(T), I-V, and BDV
measurements were performed. An optimum fabrication technique to manufacture thin-film
Polymer Ta MIS capacitors was established to minimize the effect of moisture on C(T)
measurements using the existing facilities at Clemson University. BDV > VF, an exciting
phenomenon observed in KEMET PHS Ta capacitors, was also observed in thin-film MIS capacitors.
This result bolsters our hypothesis that this phenomenon is primarily due to the material layers
and their interactions, as opposed to being primarily due to the complex structure of KEMET’s
PHS Ta capacitors. In order to investigate the leakage mechanisms in the thin-film MIS capacitors,
their measured I-V characteristics were analyzed and modelled. Results from the analysis indicate
the presence of the Poole-Frenkel mechanism in the thin-film MIS capacitor with the thinnest
dielectric, which received a heat treatment, i.e., the H18 sample. No known dielectric leakage
mechanisms or a combination of leakage mechanisms discussed in this research, were observed
in the remaining MIS capacitors.
Results from C(T) measurements of samples with multiple devices on the substrate
indicated that moisture significantly affected the capacitance measurements. Due to prolonged
exposure to heating and cooling while performing C(T) measurements on multiple devices, the
effects of drying and freezing of humidity in the Polymer layer were observed. To minimize the
impact of drying and freezing, a single device on the substrate thin-film MIS capacitor was
fabricated. The C(T) results on this sample showed minimum impact of moisture and followed k(T)
for almost the entire range of temperature. The above result suggested that our thin-film MIS
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Polymer Ta capacitors have a temperature dependence that is primarily due to the natural
dependence of the dielectric material. Results on KEMET’s PHS Ta capacitors portray a behavior
where at high temperatures, the C(T) follows k(T) and at low temperatures, it deviates from k(T)
but within 20%, as observed in Figure 7.1 [52], similar to what is observed in our thin-film MIS
capacitors. However, C(T) results on our thin-film MIS capacitors follow more closely to k(T) than
KEMET’s PHS Ta capacitors, especially at low temperatures. Even though the effects of moisture
have been minimized by fabricating a single device on the substrate, the moisture content in our
thin-film MIS capacitors is not hermetically sealed and/or the environment is not tightly controlled
while performing C(T) measurements. To accurately understand the effects of moisture on our
thin-film MIS capacitors, humidified and dry measurements should be performed in a more
controlled environment. This should be a part of the future research on these capacitors.

Figure 7.1

C(T) results for the KEMET PHS Ta capacitors presented as % change in C and k
normalized to RT [52]
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The presence of the Poole-Frenkel mechanism was observed in the H18 sample. Only one
device, i.e., the H18, C3 device, illustrated a steady-state I-t curve while other showed a periodic
I-t curve. The point to note here is that the device with a steady-state I-t curve also showed the
presence of the PF mechanism. Other devices that showed a periodic I-t curve may be affected by
changes in material behavior caused by the C(T) measurements. This may be the reason that only
one device out of the fifteen devices which showed periodic I-t curves, showed the presence of
the PF conduction mechanism. Future work should include performing I-V and BDV
measurements on virgin thin-film MIS capacitors along with thin-film MIS capacitors that have
undergone C(T) measurements, in order to better characterize the dielectric leakage mechanisms
occurring in these devices.
Single device on the substrate thin-film MIS capacitors are very viable, inexpensive, and
easily fabricated models of KEMET PHS Ta capacitors. The C(T) results closely following the k(T)
and the phenomenon of BDV > VF observed on our thin-film MIS capacitors suggest that these
properties are primarily due to the material layers and their interactions, as opposed to being
primarily due to the complex structure of KEMET’s PHS Ta capacitors. A better understanding of
these results can lead to next generation polymer tantalum capacitors with improved capacitance
stability and higher breakdown voltages.
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Appendix A
Operating Agilent E4980A Precision LCR Meter
1. Turn On Agilent E4980A Precision LCR Meter 30 minutes prior to taking measurements by
pushing the Power button. (Note: the 30 minutes time prior to taking measurements is a
warm-up time)
2. Make sure that the two output ‘High’ terminals (HPOT and HCUR) and the two output ‘Low’
terminals (LPOT and LCUR) on the LCR meter are connected using a T-Connector via Triaxial
cables to form the one unified ‘High’ output and ‘Low’ output terminal, respectively for
R, L and C measurements.
3. The unified ‘High’ and ‘Low’ output terminals are connected to the Keithley 8101-PIV Test
Fixture using Triaxial cable at SMU 1 and SMU 4 for measurements. 4 SMUs are connected
to 4 pins, which can be used to connect to the device under test (DUT).
4. Press ‘Meas Setup’ button on the LCR meter to change the measurement parameters.
5. Use the Up, Down, Left, Right triangular arrow buttons to navigate through various
settings.
6. Go to ‘FUNC’ setting to select the type of measurement and circuit mode by pressing the
Down arrow button.
7. Press the button next to ‘Cp’ or ‘Cs’ for parallel mode or series mode measurements,
respectively.
8. For measurements at 1 kHz frequency, press the button next to ‘Cs’.
9. Press the button next to ‘Cs-D’ for Capacitance & Dissipation Factor measurement and
‘Cs-Rs’ for Capacitance & ESR measurement.
10. Use the Down arrow button to go to ‘FREQ’ to set the frequency for measurement.
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11. Enter the value of frequency using numerical keys on the LCR meter and then press the
button next to the desired unit (Hz, kHz, MHz) to enter a certain value of frequency for
measurement.
12. Use the Down arrow button to go to ‘LEVEL’ to set the voltage and/or current level of the
AC signal.
13. Enter the value of voltage and/or current using numerical keys on the LCR meter and then
press the button next to the desired unit (mV, V, µA, mA, A) to enter the value of the
desired signal level for measurement.
14. Use the arrow buttons to go to ‘MEAS TIME’ setting for selecting the averaging time of
measurements.
15. Press the button next to ‘LONG’ for maximum averaging time of measurements.
16. Press ‘Display Format’ button to go to the screen showing measurement results and verify
the measurement parameters.
17. Other measurement parameters like ‘RANGE’ and ‘BIAS’ are automatically set to AUTO
and 0 V, respectively by default.
18. Connect the DUT to the pins connected to the respective SMUs and read the
measurements from the screen.
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Appendix B
I-V and Breakdown Voltage Plots of Remaining Devices
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Figure B.1

I-V measurement on the non-heat-treated NH18, C1 device: pre-breakdown

current
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Figure B.2

BDV measurement on the non-heat-treated NH18, C1 device: breakdown at

14.9 V
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Figure B.3

I-V measurement on the heat-treated H18, C2 device: pre-breakdown current
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Figure B.4

BDV measurement on the heat-treated H18, C2 device: breakdown at 52.85 V
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Figure B.5

I-V measurement on the heat-treated H18, C3 device with a Sweep Delay of 60

s: pre-breakdown current
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Figure B.6

BDV measurement on the heat-treated H18, C3 device: breakdown at 61.90 V
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I-V Curve - NH48, C2 device:
pre-breakdown current
-6

2.5 x 10

2 x 10

-6

-6

Current (A)

1.5 x 10

1 x 10

-6

500 x 10

-9

0

-500 x 10

-9

0

10

20

30

40

50

60

Voltage (V)

Figure B.7

I-V measurement on the non-heat-treated NH48, C2 device: pre-breakdown

current
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Figure B.8

BDV measurement on the non-heat-treated NH48, C2 device: breakdown at

53.75 V
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Figure B.9

I-V measurement on the non-heat-treated NH48, C3 device: pre-breakdown

current
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Figure B.10

BDV measurement on the non-heat-treated NH48, C3 device: breakdown at

38.30 V
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Figure B.11

I-V measurement on the heat-treated H48, C2 device: pre-breakdown current
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Figure B.12

BDV measurement on the heat-treated H48, C2 device: breakdown at 57.10 V
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Figure B.13

I-V measurement on the heat-treated H48, C3 device: pre-breakdown current
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Figure B.14

BDV measurement on the heat-treated H48, C3 device: breakdown at 55.45 V
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Figure B.15

I-V measurement on the non-heat-treated N100, C2 device: pre-breakdown

current
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Figure B.16

BDV measurement on the non-heat-treated NH100, C2 device: breakdown at

80.75 V
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Figure B.17

I-V measurement on the heat-treated H100, C2 device: pre-breakdown current
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Figure B.18

BDV measurement on the heat-treated H100, C2 device: breakdown at 70.90 V
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Figure B.19

I-V measurement on the heat-treated H100, C3 device: pre-breakdown current

126

Current (A)

10 x 10

-3

8 x 10

-3

6 x 10

-3

4 x 10

-3

2 x 10

-3

BDV Curve - H100, C3 device

0

-2 x 10

-3

0

10

20

30

40

50

60

70

80

Voltage (V)

Figure B.20

BDV measurement on the heat-treated H100, C3 device: breakdown at 72.90 V
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